Digital circuits are part of any electronic design today. This also happens to be one of the core subjects for the undergraduate students in Electronics, Electrical and Computer Engineering. It forms the basis of many of the next level courses. The proposed course on digital circuits will cover all the fundamental concepts in digital design. It will primarily focus on the prescribed GATE syllabus for Electronics and Communication Engineering (ECE) specialization. The course will start with the representations of numbers – different number systems and conversion between them, representation of integer and real numbers etc. This will be followed by combinational and sequential circuit design techniques. Data converters and semiconductor memories will be covered. Microprocessor 8085 will be discussed as a complete digital system example.
Designed primarily as a single course covering the digital circuits portion of GATE syllabus, the course will also be helpful for any other aspirant willing to learn digital electronics principles comprehensively in today’s perspective.
Important For Certification/Credit Transfer:
Weekly Assignments and Discussion Forum can be accessed ONLY by enrolling here
Scroll down to Enroll
Note: Content is Free!
All content including discussion forum and assignments, is free
Final Exam (in-person, invigilated, currently conducted in India) is mandatory for Certification and has INR Rs. 1100 as exam fee
INTENDED AUDIENCE:CSE, ECE, EE
CORE/ELECTIVE: Core
UG/PG: UG
PREREQUISITES:Basic Electronics
INDUSTRY SUPPORT: Companies involved in development digital products
25130 students have enrolled already!!
ABOUT THE INSTRUCTOR:
Santanu
Chattopadhyay received his PhD from Indian Institute of Technology (IIT)
Kharagpur in 1996. He is currently a Professor in the Department of
Electronics and Electrical Communication Engineering, IIT Kharagpur. His
research interests include Digital Design, Embedded Systems, System-on-Chip
(SoC) and Network-on-Chip (NoC) Design and Test, Power- and Thermal-aware
Testing of VLSI Circuits and Systems. He has published more than 150 papers
in reputed international journals and conferences. He has published several
text and reference books in the related areas. He is a senior member of IEEE
and an editorial board member of IET Circuits Devices and Systems.
COURSE LAYOUT:
Week 1 : Introduction, Number System
Week 2 : Boolean Algebra
Week 3 : Combinational function minimization – K Map, Boolean identities
Week 4 : Logic Gates
Week 5 : Arithmetic circuits, Code converters
Week 6 : Multiplexers, Decoders, PLA
Week 7 : Sequential Circuits – Latches and Flip-flops
Week 8 : Counters, Shift Registers, Finite State Machines
Week 9 : Data Converters – Sample and hold circuits, ADCs, DACs
Week 10 : Semiconductor Memories – ROM, SRAM, DRAM
Week 11 : Microprocessor 8085 – Part I
Week 12 : Microprocessor 8085 – Part II
SUGGESTED READING MATERIALS:
1.M. Morris Mano, Michael D. Ciletti, “Digital Design”, Pearson, 2013.
2.A. K. Maini, “Digital Electronics: Principles, Devices And Applications, Wiley, 2007.
3.R. Gaonkar, “Microprocessor Architecture, Programming and Applications with the 8085”, Prentice Hall, 2014.
CERTIFiCATION EXAM :
The exam is optional for a fee.
Date and Time of Exam: October 28, 2018 (Sunday):
Time of Exams: Morning session 9am to 12 noon; Afternoon session: 2pm to 5pm.
Exam for this Course will be available in both morning & afternoon sessions.
Registration url: Announcements will be made when the registration form is open for registrations.
The online registration form has to be filled and the certification exam fee needs to be paid. More details will be made available when the exam registration form is published.
CERTIFICATE:
Final score will be calculated as : 25% assignment score + 75% final exam score
25% assignment score is calculated as 25% of average of Best 8 out of 12 assignments
E-Certificate will be given to those who register and write the exam and score greater than or equal to 40% final score. Certificate will have your name, photograph and the score in the final exam with the breakup.It will have the logos of NPTEL and IIT Kharagpur.It will be e-verifiable at http://nptel.ac.in/noc/
