X
X
X

X
Courses » Hardware Modeling using Verilog

Hardware Modeling using Verilog

ABOUT THE COURSE

The course will introduce the participants to the Verilog hardware description language. It will help them to learn various digital circuit modeling issues using Verilog, writing test benches, and some case studies.

Important For Certification/Credit Transfer:

Weekly Assignments and Discussion Forum can be accessed ONLY by enrolling here

Scroll down to Enroll


Note: Content is Free!

All content including discussion forum and assignments, is free


Final Exam (in-person, invigilated, currently conducted in India) is mandatory for Certification and has INR Rs. 1100 as exam fee



INTENDED AUDIENCE
  • Computer Science and Engineering 
  •  Electronics and Communication Engineering  
  • Electrical Engineering

PRE-REQUISITES 
  • Basic concepts in digital circuit design
  • Familiarity with a programming language like C or C++

INDUSTRY SUPPORT – LIST OF COMPANIES/INDUSTRY THAT WILL RECOGNIZE/VALUE THIS ONLINE COURSE
  • Intel
  • Cadence
  • Mentor Graphics
  • Synopsys
  • Xilinx

5852 students have enrolled already!!

COURSE INSTRUCTOR 


Prof. Indranil Sen Gupta has obtained his B.Tech., M.Tech. and Ph.D. degrees in Computer Science and Engineering from the University of Calcutta. He joined the Indian Institute of Technology, Kharagpur, as a faculty member in 1988, in the Department of Computer Science and Engineering, where he is presently a full Professor. He had been the former Heads of the Department of Computer Science and Engineering and also the School of Information Technology of the Institute. He has over 28 years of teaching and research experience. He has guided 22 PhD students, and has more than 200 publications to his credit in international journals and conferences. His research interests include cryptography and network security, VLSI design and testing, and mobile computing.

He is a Senior Member of IEEE. He had been the General Chairs of Asian Test Symposium (ATS-2005), International Conference on Cryptology in India (INDOCRYPT-2008), International Symposium on VLSI Design and Test (VDAT-2012), International Symposium on Electronic System Design (ISED-2012), and the upcoming Conference on reversible Computation (RC-2017). He had delivered invited and tutorial talks in several conferences in the areas of VLSI design and testing, network security, and side-channel attacks on cryptographic implementations.

COURSE LAYOUT

Week 1: Introduction to digital circuit design flow (3 hours)

Week 2: Verilog variables, operators and language constructs (2 hours)

Week 3: Modeling combinational circuits using Verilog (2 hours)

Week 4: Modeling sequential circuits using Verilog (3 hours)

Week 5: Verilog test benches and design simulation (2 hours)

Week 6: Behavioral versus structural design modeling (2 hours)

Week 7: Miscellaneous modeling issues: pipelining, memory, etc. (2 hours)

Week 8: Processor design using Verilog (4 hours)

SUGGESTED READING

1. J. Bhasker, “Verilog HDL Synthesis: A Practical Primer”, B. S. Publications, 1998.

2. M. D. Ciletti, “Advanced VLSI Design with the Verilog HDL”, Prentice-Hall of India, 2005.

CERTIFICATION EXAM :
  • The exam is optional for a fee.
  • Date of Exams : October 28 (Sunday)
  • Time of Exams : Morning session 9am to 12 noon; Afternoon session: 2pm to 5pm
  • Exam for this course will be available in both morning & afternoon sessions.
  • Registration url: Announcements will be made when the registration form is open for registrations.
  • The online registration form has to be filled and the certification exam fee needs to be paid. More details will be made available when the exam registration form is published.
CERTIFCATION:

  • Final score will be calculated as : 25% assignment score + 75% final exam score
  • 25% assignment score is calculated as 25% of average of  Best 6 out of 8 assignments
  • E-Certificate will be given to those who register and write the exam and score greater than or equal to 40% final score. Certificate will have your name, photograph and the score in the final exam with the breakup.It will have the logos of NPTEL and IIT Kharagpur.It will be e-verifiable at nptel.ac.in/noc.